Abstract. In this paper a new Trapezoidal Triangular Multi Carrier SVPWM (TTMC-SVPWM) technique has been proposed for a cascaded H bridge multilevel inverter. This technique has been implemented for a 11-level cascaded H-bridge multilevel inverter to evaluate the performance parameters and also to compare it with other types of carrier based PWM techniques such as Phase Disposition (PD), Phase Opposition Disposition (POD), Alternative Phase Opposition Disposition (APOD) and Phase Shifted Carrier (PSC) PWM techniques. The simulation has been carried out for 11-level H-bridge multilevel inverter using MATLAB/Simulink. The detailed analysis of the results has been presented and studied in terms of fundamental component of output voltage and THD.
Introduction
In recent years much work has been carried out on Multilevel Inverters (MLI) to reduce harmonics in the output current and voltage waveforms. These harmonics result in extra power loss. All undesired operating characteristics exhibited by converters can be overcome in multi-level converters using a proper PWM technique. Multilevel inverters are used more popularly for generating higher voltage levels with reduced harmonics. This topic has been discussed in detail in [1] , [2] , [3] , [4] and [5] . Each converter of MLI operates at a low switching frequency, thus reducing the stress on semiconductor devices, and the power loss due to switching is reduced [6] and [7] . Increase in number of levels in the inverter stage leads to the generation of staircase voltage waveform, which has a reduced harmonic distortion. On the other side higher number of levels increase the complexity in inverter control and present voltage inequality problems. Multilevel inverters are found to be suitable for static VAR compensators, active power filters and motor drive applications. Common mode voltages are the major issues in the MLI when they are interfaced with drives and they can be overcome with sophisticated modulation methods [8] .
Multilevel inverters are classified into [9] :
• diode clamped or neutral point clamped,
• capacitor clamped or flying capacitor,
• cascaded multilevel inverters.
Due to modularity and simplicity in control Cascaded H-Bridge (CHB) MLI are used broadly in practical applications. Number of output phase voltage levels in cascaded inverter are 2n + 1, where n is the number of H bridges used in one phase.
Several SPWM techniques like PDSPWM, POD-SPWM and APODSPWM techniques have already been implemented on MLI. These techniques have high THD and low magnitude in output voltage. These can be improved by using the proposed techniques.
In this paper various carrier pulse width modulation methods are introduced and compared. In addition to this a new modulation method named Trapezoidal Triangular Multi Carrier (TTMC) SVPWM is introduced and implemented and compared with other methods. This modulation method gives higher output voltage and better harmonic distortion.
Multi Carrier SPWM Techniques
By implementing modulation technique, low frequency voltage harmonics are removed perfectly. This modulation technique produces nearly perfect sinusoidal waveforms, with lower THD. A very wide spread method in industrial applications is the classic carrier-based Sinusoidal PWM (SPWM) that uses the carrier shifting technique to condense the harmonics in voltages generated by inverters. The carriers used in multilevel inverter may be shifted vertically or horizontally.
The vertically shifted carrier scheme can be easily realizable on any digital controller. This scheme comes with three different techniques:
• All carrier signals are in Phase (Phase Disposition (PD)).
• Half of the carrier signals above are in same phase and half below carriers are in same phase but the phase difference between these two half's is 180
• (Phase Opposition Disposition (POD).
• All carriers are alternatvely in opposition (Alternate Phase Opposition Disposition (APOD)).
If the carriers are shifted horizontally corresponding PWM is Phase Shifted Carrier PWM (PSCPWM). The number of carriers required are (m − 1) for an m level inverter in all the variants.
In the APOD, the sideband harmonics corresponding to first set are centered around the carrier frequency. In the APOD and the POD, harmonics will not exist at pulse number m f , due to odd symmetry of their PWM waveforms. The APOD and the POD strategies provide similar performance for three level converters [10] . In PD, the triplen harmonics of voltage will be removed because the waveforms are asymmetric and thus harmonics at m f are removed if m f is chosen as a multiple of three. So the PD is more expedient due to minute values of other harmonics. The PD strategy is now well recognised for attaining the lowest line-to-line harmonic voltage distortion. 
Modulation Index
The modulation index is the ratio of peak magnitudes of the modulating signal V m and the carrier signal V c .
The modulation index in SPWM technique for cascaded multilevel inverter configuration is given by:
where N is number of levels. For undermodulation 0 < m < 1. For overmodulation m > 1.
Generally, overmodulation is not desired because of the presence of the lower frequency harmonics in the output voltage and subsequent distortion in the load current.
2.2.
Frequency Modulation Ratio or Pulse Number (m f )
It is the ratio of frequency of the triangular carrier signal f c to the frequency of sinusoidal reference signal f s . It controls harmonics in the output voltage.
1)
For an Odd Integer Value of m f :
To reduce the harmonics in output voltage, carrier signal would be synchronized with the reference signal. The carrier signal frequency f c is an integer multiple of the reference sinusoidal signal frequency f s , that is the pulse number m f must be an exact integer. Sub harmonics will exist at the inverter output voltage, if m f is not an integer [11] . The output voltage signal generated by implementing of SPWM technique has harmonics of several orders in the phase voltage waveform. The leading harmonics are of fundamental and other order of m f and m f ± 2. Thus m f would be an odd integer to diminish even harmonics. If m f is not odd, DC component may exist and even harmonics will be present at output voltage [11] .
2)
For m f as a Multiple of 3:
The triplen harmonics of three-phase PWM inverter will be reduced by selecting m f as multiple of 3. Selecting a multiple of 3 is also expedient to use the same triangular waveform as the carrier in all three phases, leading to some simplification in hardware control and implementation [12] .
3)
For High m f :
The PWM technique pushes the harmonics into the high frequency range nearby the carrier frequency and its multiples. Harmonic content at inverter output is reduced with larger number of pulses that is with high value of m f or f c . But, a high carrier frequency results in larger number of switchings per cycle and therefore the power loss increases.
In few circumstances the ratio of carrier signal frequencies and modulating signal frequencies cannot be very high but the pole voltage has a fundamental frequency component in-phase and proportionate to the modulating signal. The vital benefit of having very high carrier frequency, in contrast to the modulating wave frequency, is that the useful fundamental frequency component of pole voltage and unwanted harmonics are far apart on the frequency spectrum. We can virtually filter away the harmonic voltages without attenuating the magnitude of the fundamental frequency component by choosing a proper low pass filter. If the harmonics are of high frequencies, then the required filter size is to be small.
In AC motor drive application, the intrinsic low pass filtering characteristics of the motor load are enough to reasonably block the harmonic current flow to the load. In such cases requirement of filter may not arise. The switches used in high power applications can be switched on only at sub kilohertz frequency and hence the carrier frequency will not be high. The switching frequency losses should also be considered before deciding the carrier frequency of the sine-PWM inverter. The switching frequencies in this case are 1050 Hz (m f = 21) and 1350 Hz (m f = 27).
Quarter and half wave symmetry safeguards that even harmonics will not exist in the output voltage spectrum. This can be realised by choosing m f odd. Significant even harmonic which is removed, is the DC component. The harmonic components below the fundamental frequency known as sub-harmonics will not exist. For different power system applications, the switching frequencies typically range from 2 kHz to 15 kHz [11] .
3.
Generalized TTMC -Space Vector PWM for Cascaded Multilevel Inverter
In conventional SVPWM for multilevel inverters to find the switching time duration, for different inverter vectors, the mapping of the outer sectors to an inner sub hexagon sector is to be done. The switching inverter vectors corresponding to the concrete sectors are switched and the time periods premeditated from the mapped inner sectors. Implementing such a scheme in multilevel inverters will be very difficult, because higher number of sectors and inverter vectors are present. And in this method the computation time is increased for real time application.
In carrier based PWM scheme a proper offset voltage is added to sinusoidal references before comparing with carrier waves, to attain the performance of a SVPWM [13] . The offset voltage calculation is based on the modulus function depending on the DC link voltage, the number of levels and the phase voltage amplitudes.
One more modulation scheme is offered where sinusoidal reference phase voltages are added with common mode voltage of suitable magnitude all through the duration [14] and [15] . Addition of common mode voltage will not give SVPWM like performance, because middle inverter vectors will not be centered in a sampling interval [16] . Another modulation technique is offered in [17] , where a fixed common mode voltage is added to the reference phase voltage all through the modulation range.
A simplified method is presented, where correct offset times are determined for centering the time durations of middle inverter vectors in a sampling interval. A procedure is given in [18] and [19] for finding the maximum probable peak amplitude of the fundamental phase voltage in linear modulation. The following equations are used to calculate offset time T offset .
where T a , T b and T c are the time periods of imaginary switching, proportional to the instantaneous values of the reference phase voltages V a , V b and V c . T s is the sampling time period. 
where T max is the maximum magnitude of the three reference phase voltages, in a sampling interval and T min is the minimum magnitude of the three reference phase voltages, in a sampling interval.
The inverter switching vectors are centered in a sampling interval by the addition of offset voltage to the reference phase voltages that equates the performance of SPWM technique with the SVPWM technique [20] . Figure 1 shows the different modulation techniques by the comparison of modulating wave generated in generalized SVPWM with triangular wave and trapezoidal triangular wave.
This proposed SVPWM signal generation does not involve look up table, sector identification, angle information and voltage space vector amplitude measurement for switching vector determination required in the conventional multilevel SVPWM technique. This scheme is more effective when compared with conventional multilevel SVPWM technique.
Simulation Results and Discussion
Simulations are carried out using Matlab/Simulink environment for 11-level cascaded H-bridge MLI by implementing proposed TTMC-SVPWM and TTMC-SPWM techniques. A 3 phase induction motor is con- sidered as load for this scheme. The separate DC voltages sources are set to 100 V for each H-bridge and the switching frequencies are 1050 Hz and 1350 Hz considered for triangular and trapezoidal triangular carrier waves. The simulated 11-level cascaded H-bridge MLI connected to induction motor load is shown in Fig. 2 . Each phase consists of five H-bridges to generate 11-levels in phase voltage. and APODSVPWM is the same and it is more than PSCPWM technique. In PSCSPWM technique no harmonics present up to 2N th c carrier group that is up to 13.5 kHz for carrier frequency of 1350 Hz. The PDSPWM technique gives better harmonic performance in comparison to the other SPWM techniques. and APODSVPWM techniques is almost the same in terms of THD, but PSCSVPWM performance is better than the performance of these two methods. The PDSVPWM technique gives 5.45 % of THD, which gives better performance with respect to all other techniques. If the carrier frequency increases, the THD in PDSVPWM, PODSVPWM and APODSVPWM techniques reduces, whereas no change is observed in the magnitude of fundamental component. In PSCPWM technique the harmonics are shifted towards higher frequency. Figure 6 and Fig. 7 show the harmonic analysis of output line voltages, when the inverter is controlled by different SVPWM techniques with trapezoidal triangular carrier waves having m f = 21 and m f = 27. In this SVPWM technique with m f = 21, the magnitude of fundamental component is increased in all techniques but the THD is almost the same as triangular carrier wave except the PSCSVPWM. In PSCSVPWM the THD values are increased corresponding to the triangular carrier wave. If the carrier frequency is increased, there is a reduction in the THD in all the methods except PSCSVPWM. The performance of PSCSVPWM remains the same even though carrier frequency increased. 
